
DSD1792
SLES067B MARCH 2003 REVISED NOVEMBER 2006
www.ti.com
42
TDMCA Format
The DSD1792 supports the time-division-multiplexed command and audio (TDMCA) data format to simplify the
host control serial interface. The TDMCA format is designed not only for the McBSP of TI DSPs but also for
any programmable devices. The TDMCA format can transfer not only audio data but also command data, so
that it can be used together with any kind of device that supports the TDMCA format. The TDMCA frame
consists of command field, extended command field, and some audio data fields. Those audio data are
transported to IN devices (such as a DAC) and/or from OUT devices (such as an ADC). The DSD1792 is an
IN device. LRCK and BCK are used with both IN and OUT devices so that the sample frequency of all devices
in a system must be the same. The TDMCA mode supports a maximum of 30 device IDs. The maximum number
of audio channels depends on the BCK frequency.
TDMCA Mode Determination
The DSD1792 recognizes the TDMCA mode automatically when it receives an LRCK signal with a pulse
duration of two BCK clocks. If the TDMCA mode operation is not needed, the duty cycle of LRCK must be 50%.
Figure 51 shows the LRCK and BCK timing that determines the TDMCA mode. The DSD1792 enters the
TDMCA mode after two continuous TDMCA frames. Any TDMCA commands can be issued during the next
TDMCA frame after the TDMCA mode is entered.
Pre-TDMCA Frame
BCK
LRCK
2 BCK
TDMCA Frame
Command
Accept
Figure 51. LRCK and BCK Timing of Determination TDMCA Mode
TDMCA Terminals
TDMCA requires six signals, of which four signals are for command and audio data interface, and two pairs of
signals which are for daisy chaining. Those signals can be shared as in the following table. The DO signal has
a 3-state output so that it can be connected directly to other devices.
TERMINAL
NAME
TDMCA
NAME
I/O
DESCRIPTION
PLRCK
LRCK
I
TDMCA frame start signal. It must be the same as the sampling frequency.
PBCK
BCK
I
TDMCA clock. Its frequency must be high enough to communicate a TDMCA frame within an LRCK cycle.
PDATA
DI
I
TDMCA command and audio data input signal
MDO
DO
O
TDMCA command data 3-state output signal
MC
DCI
I
TDMCA daisy-chain input signal
MS
DCO
O
TDMCA daisy-chain output signal